

#404, Opp. Lane to R.S. Brothers, Siri Estates, Ameerpet, Hyderabad - 500016. Ph: 040-23754144 E-mail: <u>info@nanocdac.com</u>, www.nsrcnano.com

ADVANCE DIPOLMA COURSE IN ASIC DESIGN & VERIFICATION

ADVANCE DIGITAL ELECTRONICS

- Introduction to VLSI	– Sequential Logic Circuits
\neg ASIC Design Flow	π Flip-Flops
- Logic Gates	^π Counters
– Number Systems and Code Conversions	<i>w</i> Registers
¬ K-maps	- Finite State Machine
– Combinational Logic Circuits	- Memory Organizations
	- Programmable Logic Devices (FPGA's)

LINUX

¬ Introduction to Linux OS	– Basics of Shell scripting
¬ Basics of Linux commands	– Basics of Perl scripting

VERILOG HDL

SYSTEM VERILOG

- Introduction to Verification Plan	- Semaphores
- Introduction to System Verilog	- Events
– Data types	- Virtual Interfaces
- Procedural & Flow Control Statements	- Assertions

NRC NANO SCIENTIFIC RESEARCH CENTRE An ISO: 9001:2008 Certified Company

#404, Opp. Lane to R.S. Brothers, Siri Estates, Ameerpet, Hyderabad - 500016. Ph: 040-23754144 E-mail: <u>info@nanocdac.com</u>, www.nsrcnano.com

 \neg Arrays - Functional Coverage ¬ Task And Functions - Packages ¬ Interfaces and Clocking Block - Writing Testbench in System Verilog - Project supported based on Methodology - Program Blocks - Fork – Join Statements Introduction to Methodology – UVM **EDA TOOLS** \neg OOPS Concepts - OuestaSim - Randomization and Constraints \neg Modelsim \neg Mailboxes - Xilinx ISE

PHYSICAL DESIGN

- ¬ Trends And Challenges In VLSI
- ¬ ASIC Flow
- \neg Introduction of Transistors
- Introduction of CMOS Technology
- Stick Diagrams
- \neg Lambda Rules
- ¬ Layouts

STA (STATIC TIMING ANALYSIS)

- Fundamentals of Delay calculations (wire modeling).
- Setup/Hold Time definitions & Slack Calculations.
- ¬ Different Timing Path Analysis.
- \neg Analysis & approach to minimize the timing violations.
- ¬ STA Constraint development.

PLACE & ROUTE

- Floor Planning

- ¬ I/O Ring & Power Grid Planning
- ¬ Placement Methodologies
- \neg CTS(Clock Tree Synthesis)
- ¬ Routing & Timing Optimization

DFT (DESIGN FOR TESTABILITY)

- Fault Models
- ATPG Algorithms

- At-Speed Testing
- ¬ IDDQ Testing & Memory BIST
- ¬ I/O Testing

- Pattern Generation

- ¬ SOC Bus Structure
- \neg SOC Processor Architecture
- SOC peripherals

LOGIC DESIGN

- ¬ FSM Design & FIFO Design
- Handshaking Protocol's
- ¬ Math Function Implementation
- Reset Design
- Clock Management

EDA TOOLS

o Micro Wind – Layout
o DSCH – Schematics
o H-Spice & Spice Language(optional)