



NANO SCIENTIFIC RESEARCH CENTRE

An ISO: 9001:2008 Certified Company

#404, Opp. Lane to R.S. Brothers, Siri Estates, Ameerpet, Hyderabad - 500016. Ph: 040-23754144

E-mail: info@nanocdac.com, www.nsrcnano.com

ADVANCE DIPOLMA COURSE IN ASIC DESIGN & VERIFICATION

ADVANCE DIGITAL ELECTRONICS

- | | |
|---|--|
| <ul style="list-style-type: none">→ Introduction to VLSI→ ASIC Design Flow→ Logic Gates→ Number Systems and Code Conversions→ K-maps→ Combinational Logic Circuits | <ul style="list-style-type: none">→ Sequential Logic Circuits<ul style="list-style-type: none">⊗ Flip-Flops⊗ Counters⊗ Registers→ Finite State Machine→ Memory Organizations→ Programmable Logic Devices (FPGA's) |
|---|--|

LINUX

- | | |
|---|--|
| <ul style="list-style-type: none">→ Introduction to Linux OS→ Basics of Linux commands | <ul style="list-style-type: none">→ Basics of Shell scripting→ Basics of Perl scripting |
|---|--|

VERILOG HDL

- | | |
|---|--|
| <ul style="list-style-type: none">→ Introduction to Verilog HDL→ Modeling Concepts<ul style="list-style-type: none">⊗ Gate Level Modeling⊗ Data Flow Modeling⊗ Behavioural Modeling⊗ Structural Modeling⊗ Switch Level Modeling→ Data Types→ Operators→ Procedure and Flow Of Control Statement | <ul style="list-style-type: none">→ Designing of Combinational Circuits→ Designing of Sequential Circuits→ FSM Design Modeling→ Designing of Memories→ Writing Testbench using Verilog→ Task and Functions→ System Tasks→ Compiler Directives→ Advance Nets in Verilog→ Bus Functional Modeling→ Verilog Based Assertions→ Code Coverage. |
|---|--|

SYSTEM VERILOG

- | | |
|--|---|
| <ul style="list-style-type: none">→ Introduction to Verification Plan→ Introduction to System Verilog→ Data types→ Procedural & Flow Control Statements | <ul style="list-style-type: none">→ Semaphores→ Events→ Virtual Interfaces→ Assertions |
|--|---|



NANO SCIENTIFIC RESEARCH CENTRE

An ISO: 9001:2008 Certified Company

#404, Opp. Lane to R.S. Brothers, Siri Estates, Ameerpet, Hyderabad - 500016. Ph: 040-23754144

E-mail: info@nanocdac.com, www.nsrcnano.com

- Arrays
- Task And Functions
- Interfaces and Clocking Block
- Program Blocks
- Fork – Join Statements
- OOPS Concepts
- Randomization and Constraints
- Mailboxes

- Functional Coverage
- Packages
- Writing Testbench in System Verilog
- Project supported based on Methodology

Introduction to Methodology – UVM EDA TOOLS

- QuestaSim
- Modelsim
- Xilinx ISE

PHYSICAL DESIGN

- Trends And Challenges In VLSI
- ASIC Flow
- Introduction of Transistors
- Introduction of CMOS Technology
- Stick Diagrams
- Lambda – Rules
- Layouts

STA (STATIC TIMING ANALYSIS)

- Fundamentals of Delay calculations (wire modeling).
- Setup/Hold Time definitions & Slack Calculations.
- Different Timing Path Analysis.
- Analysis & approach to minimize the timing violations.
- STA Constraint development.

PLACE & ROUTE

- Floor Planning
- I/O Ring & Power Grid Planning
- Placement Methodologies
- CTS(Clock Tree Synthesis)
- Routing & Timing Optimization

DFT (DESIGN FOR TESTABILITY)

- Fault Models
- ATPG Algorithms

- At-Speed Testing
- IDDQ Testing & Memory BIST
- I/O Testing

ARCHITECTURE

- SOC Bus Structure
- SOC Processor Architecture
- SOC peripherals

LOGIC DESIGN

- FSM Design & FIFO Design
- Handshaking Protocol's
- Math Function Implementation
- Reset Design
- Clock Management

EDA TOOLS

- ò Micro Wind – Layout
- ò DSCH – Schematics
- ò H-Spice & Spice Language(optional)